Promoter
NameECE Department
Websitewww.tce.edu
Description
Contact Person : Dr.D.Gracia Nirmala Rani; Last Date for the submission of abstract : 8th October 2019; Description :Workshop objectives: The aim of this workshop is to provide hands-on experience on the state -of-the-art Cadence EDA tools for VLSI Design. The participants will have an exposure to the Circuit Design & Simulation, Layout, Physical Verification (DRC
Comments
Order by: 
Per page:
 
  • There are no comments yet
Location
Location is undefined
Venues
Empty
Rate
0 votes
Recommend